Transmitting Traffic in Circuit-Switched Networks

ROB MCGUINNESS

Talk Outline

Introduction

Circuit-Switched Endhost Networking

- Kernel module
- Kernel-bypass

Conclusion

Talk Outline

Introduction

Circuit-Switched Endhost Networking


- Kernel module
- Kernel-bypass

Conclusion

Modern-Day Datacenters



Modern-Day Datacenters



Datacenter growth

Datacenter traffic doubling approx. every year¹




Figure 1: Aggregate server traffic in our datacenter fleet.

¹, image: A. Singh et al, Jupiter Rising, SIGCOMM '15.

Higher-speed networks are costly

Moore's law applies to siliconbased packet switch chips²

High-speed packet switches will eventually become prohibitively expensive³




³: N. Farrington et al, Helios, SIGCOMM '10.

Optical circuit-switches offer a solution

High-bandwidth optical switches are cheaper and save energy⁴

Used commonly in wide-area networking



Optical circuit-switches offer a solution

High-bandwidth optical switches are cheaper and save er Us ne Effectively utilizing circuit switches is hard

⁴: W. Mellette et al, RotorNet, SIGCOMM '17.




Figure 3: Simple fat-tree topology. Using the two-level routing tables described in Section 3.3, packets from source 10.0.1.2 to destination 10.2.0.3 would take the dashed path.

Image: M. Al-Fares et al, A Scalable Commodity Datacenter Network Architecture, SIGCOMM '08.





Figure 3: Simple fat-tree topology. Using the two-level routing tables described in Section 3.3, packets from source 10.0.1.2 to destination 10.2.0.3 would take the dashed path.


Image: M. Al-Fares et al, A Scalable Commodity Datacenter Network Architecture, SIGCOMM '08.




Packet switches connect servers together in a topology

Figure 3: Simple fat-tree topology. Using the two-level routing tables described in Section 3.3, packets from source 10.0.1.2 to destination 10.2.0.3 would take the dashed path.


Image: M. Al-Fares et al, A Scalable Commodity Datacenter Network Architecture, SIGCOMM '08.



What is a circuit switch?



What is a circuit-switch?



L

Image: W. Mellette et al, 61 Port 1 x 6 Selector Switch for Data Center Networks, OFC '16.

What is a circuit-switch?

Can't send to any destination anytime





Image: W. Mellette et al, 61 Port 1 x 6 Selector Switch for Data Center Networks, OFC '16.

What is a circuit-switch?

Can't send to any destination anytime



Switches take time to reconfigure

Image: W. Mellette et al, 61 Port 1 x 6 Selector Switch for Data Center Networks, OFC '16.

Circuit switching challenges

New hardware New topologies

New protocols




Image: W. Mellette et al, RotorNet, SIGCOMM '17.

Circuit switching challenges




Image: W. Mellette et al, RotorNet, SIGCOMM '17.

Packet switching and endhost annimation

Link to Packet/Circuit Annimation

Circuit switching and endhosts

Goal: to design new endpoint protocols to effectively leverage the new hardware and topologies in circuit-switched networks

Talk Outline

Introduction

Circuit-Switched Endhost Networking


- Kernel module
- Kernel-bypass

Conclusion

Endhost networking comparison


PACKET SWITCHED NETWORKS

- + Can send any packet at any time
- + Endhosts don't need to be network-aware
- Links may be congested
- Need to ACKnowledge packets



CIRCUIT SWITCHED NETWORKS


- Must wait for links to become available
- Endhosts store/interact with network state
- + Links are dedicated to a single pair of nodes
- + Guaranteed receipt of packets



Networking flow control

Flows contest for network bandwidth

Flow control reduces packet loss and increases throughput




Networking flow control

Flows contest for network bandwidth





Circuit-switched flow control starts and stops flows



TDMA Flow Control

Can transmit

Can't transmit




TDMA Flow Control

Can transmit


Can't transmit








TDMA Flow Control Can transmit Can't transmit **Network provided** signal packet One cycle = Timeslot Uptime + downtime = **Cycle time** (downtime/cycle time) = **Duty cycle**

How can we implement TDMA flow control at endhosts to provide the best performance to optical datacenter networks?











1. CPU gets an interrupt from the NIC




- 1. CPU gets an interrupt from the NIC
- 2. CPU pulls the signal packet from the NIC




Handling TDMA network signals

- 1. CPU gets an interrupt from the NIC
- 2. CPU pulls the signal packet from the NIC
- 3. CPU copies outgoing packets to TX queue



Handling TDMA network signals


- 1. CPU gets an interrupt from the NIC
- 2. CPU pulls the signal packet from the NIC
- 3. CPU copies outgoing packets to TX queue
- 4. NIC sends packets to the network



Handling TDMA network signals

- 1. CPU gets an interrupt from the NIC
- 2. CPU pulls the signal packet from the NIC
- 3. CPU copies outgoing packets to TX queue
- 4. NIC sends packets to the network

All these operations have variance!



Endhost Variance Annimation

Link to End Host Variance Annimation


Can transmit

Can't transmit



Can transmit

Can't transmit



— Software TX pattern

Can transmit

Can't transmit



— Software TX pattern

Actual TX pattern


Can transmit


Can't transmit





— Software TX pattern


Actual TX pattern

















How can we implement TDMA flow control at endhosts to provide the best performance to optical datacenter networks?

How can we implement TDMA flow control at endhosts to provide the best performance to optical datacenter networks?

1. Maximizing the raw bandwidth sent over the networks when enforcing TDMA traffic control

2. By ensuring a sufficiently small minimum delay and cutting down on transmission variance

Talk Outline

Introduction

Circuit-Switched Endhost Networking

- Kernel module (SelectorNet/RotorNet, SIGCOMM '17)
- Kernel-bypass

Conclusion

Prior circuit-switched networks

Primary shortcomings:

- Long cycle times
- Requiring a secondary packetswitched network
- Difficult to scale





Image: G. Porter et al, Integrating Microsecond Circuit Switching into the Data Center, SIGCOMM '13.

Introducing RotorNet



Optical Rotor switch:




Image: W. Mellette et al, RotorNet, SIGCOMM '17.

Introducing RotorNet

Low number of matchings

Matchings are hard-wired

Cycle time & duty cycle are constant

Optical Rotor switch:




Image: W. Mellette et al, RotorNet, SIGCOMM '17.

Introducing RotorNet

Low number of matchings

- Cycle time should be short
 - Low-variance TDMA is paramount


Matchings are hard-wired

Less network state

Cycle time & duty cycle are constant

Endhosts can be preprogrammed

Optical Rotor switch:



TDMA Controller: Fastpass

TDMA-based networking for packet-switched networks

 Could we use this for RotorNet?




Image: J. Perry et al, Fastpass, SIGCOMM '14.

TDMA Controller: Fastpass

TDMA-based networking for packet-switched networks

 Could we use this for RotorNet?

Overcomplex controller





Image: J. Perry et al, Fastpass, SIGCOMM '14.

TDMA Controller: Fastpass

- TDMA-based networking for packet-switched networks
- Could we use this for RotorNet?
- **Overcomplex controller**
- Low TDMA precision at endhost



RotorNet & VLB Forwarding

RotorNet switches do not connect all hosts together Endhosts forward traffic through other hosts





Image: W. Mellette et al, RotorNet, SIGCOMM '17.


TDMA Queuing discipline (Qdisc)



TDMA Qdisc results

Worked with somewhat long (millisecond) cycle times

Sufficient throughput for 10G experiments with significant indirection







Image: W. Mellette et al, SelectorNet, unpublished.

TDMA Qdisc results

Worked with somewhat long (millisecond) cycle times

Sufficient throughput for 10G experiments with significant indirection








Image: W. Mellette et al, SelectorNet, unpublished.


TDMA Queuing discipline (Qdisc)




TDMA Queuing discipline (Qdisc)



Kernel-bypass TDMA (Myricom)



Kernel-bypass TDMA (Myricom)



RotorNet Simulation Results

Kernel-bypass method fit RotorNet model

Better throughput

Slightly better TDMA accuracy





Figure 7: Measured and modeled throughput under RotorLB relative to that using one-hop forwarding. Circles represent the average througput over 32 random traffic patterns; error bars show the maximum and mimimum.

Image: W. Mellette et al, RotorNet, SIGCOMM '17.

RotorNet Simulation Results



the average througput over 32 random traffic patterns; error bars show the maximum and mimimum.

Image: W. Mellette et al, RotorNet, SIGCOMM '17.

Talk Outline

Introduction

Circuit-Switched Endhost Networking

- Kernel module
- Kernel-bypass (BESS Analysis, ANCS '18)


Conclusion

BESS¹, a kernel-bypass Software NIC


Software NIC using DPDK

DPDK works with many NICs


Allows many forms of flow control




BESS Module Chains



BESS Module Chains



BESS Module Chains



Multiple cores used to create independent interfaces

Can SoftNICs implement TDMA well in optical datacenter networks?

What do we want from SoftNICs?

High throughput

Rate limiting


Flow scheduling


Low processing latency


What do we want from SoftNICs?


High throughput


- Rate limiting
- Flow scheduling
- Low processing latency

















100-Gb/s links requires either big packets or big CPUs


What does a SoftNIC need to do?


High throughput


Rate limiting

Flow scheduling

Low processing latency








Bandwidth allocation





Bandwidth allocation





Bandwidth allocation


Four flow experiment




















We need multiple cores to rate limit flows at 100-Gb/s


What does a SoftNIC need to do?


High throughput


Rate limiting


Flow scheduling


Low processing latency


















flows per scheduling core = number of scheduling cores on an endhost


Flow scheduling loss, 25-Gb/s per scheduling core











Packet transmission become less precise at higher speeds

What does a SoftNIC need to do?


High throughput

Rate limiting


Flow scheduling

Low processing latency


Generic Routing Encapsulation (GRE)




GRE forwarding latency



GRE forwarding latency




GRE forwarding latency



BESS can't process and forward packets quickly

Can SoftNICs implement TDMA well in optical datacenter networks?

√ 40-Gb/s ? ~80-Gb/s X 100-Gb/s



√ 40-Gb/s ? ~80-Gb/s X 100-Gb/s


But optical networks primarily target 100Gb/s+ speeds!

Networks don't care about precision

Packet switched networks don't care about precision

Software *and* hardware follow this trend

What can we do to solve this?



FPGA-based NIC

Real FPGA NIC provides microsecond TDMA precision for endto-end applications



Making endhosts work with circuit-switched networks requires reevaluating both software and hardware Making endhosts work with circuit-switched networks requires reevaluating both software and hardware

Implementing one without the other has lead to compromises in performance

Making endhosts work with circuit-switched networks requires reevaluating both software and hardware

Implementing one without the other has lead to compromises in performance

Leveraging hardware features in intelligent software design will provide solutions for circuit-switched networking